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1Current-limiting DC/DC Power Converters
George C. Konstantopoulos, Member, IEEE, and Qing-Chang Zhong, Fellow, IEEE
Abstract—A new nonlinear control framework that guarantees
the desired regulation (voltage, current or power) with an
inherent current-limiting capability for different types of dc/dc
power converters is presented in this paper. This framework
is based on the idea of applying a virtual resistance in series
with the inductor of the converter, which changes according to
nonlinear dynamics that depend on the control task. Without
requiring any knowledge of the converter inductance, capacitance
or the load, the controller structure is appropriately formulated
for each power electronic system based on the nonlinear model
of the converter. Using input-to-state stability theory, it is proven
that the inductor current remains below a maximum value at
all times, even during transients, independently from load and
input voltage variations. This offers an inherent current-limiting
property of the converter under faults, input voltage sags and
unrealistic power demands without the need of external protec-
tion mechanisms, saturation units or current limiters. Extensive
simulation and experimental results validate the effectiveness of
the proposed control scheme and its current-limiting property,
with comparison to traditional control strategies.
Index Terms—dc/dc converters, nonlinear control, current-
limiting property, protection, faults
I. INTRODUCTION
DC/DC power converters play a key role in various emerg-
ing applications including photovoltaic systems [1], [2], wind
power systems [3], electric vehicles [4], dc micro-grids [5],
etc, where a voltage, current or power regulation is required
and therefore a wide variety of control techniques has been
proposed in the literature to achieve the desired regulation
scenario. Traditional control methods introduce a Proportional-
Integral (PI) controller designed based on the small-signal
model of the converter [6], [7]. PI controllers are applied in
a single or cascaded structure and often in combination with
more advanced control methods [8]. In recent works, several
of these methods have been implemented using sliding control
[9] or model predictive control [10] to guarantee precise output
voltage regulation under a control input constraint, which is
represented by the duty ratio of the converter.
Using the average nonlinear dynamic model of the dc/dc
converters [11], several nonlinear control methods have been
designed to achieve the desired voltage or current regulation
and guarantee the stability of the closed-loop system [12],
[13]. Passivity-based controllers have been effectively applied
to dc/dc converters supported by a rigorous proof of stability
[14], and are often combined with the traditional PI control
[15]. However, most of the existing control methods for
dc/dc converters require accurate knowledge of the converter
parameters (inductance, capacitance) or the load to guarantee
nonlinear stability, which can change during the operation.
G. C. Konstantopoulos is with the Department of Automatic Con-
trol and Systems Engineering, The University of Sheffield, Sheffield,
S1 3JD, UK, tel: +44-114 22 25637, fax: +44-114 22 25683 (e-mail:
g.konstantopoulos@sheffield.ac.uk).
Q.-C. Zhong is with the Department of Electrical and Computer Engi-
neering, Illinois Institute of Technology, Chicago, IL 60616, USA (e-mail:
zhongqc@ieee.org).
More robust versions of dc/dc power converter control include
the interconnection and damping assignment passivity-based
control [16], hybrid control [17] or H∞ and µ-synthesis
[18]. Since modern load types introduce complex dynamics
(usually nonlinear) that can increase the nonlinearities and the
number of the system states, there is a need for advanced
controllers that act independently from the system parameters
and guarantee the stable operation of the converter at all times.
Except from the theoretical proof of stability, the dc/dc
power converters must be protected at all times and satisfy
some technical limitations, e.g. limited converter current, espe-
cially during transients, faults and unrealistic power demands.
Although this can be achieved using additional fuses and
relays [19], there is increased interest in designing control
methods that can guarantee a current-limiting property [20].
These control strategies change the original control structure to
the current-limiting structure or introduce saturation units [7].
However, traditional current-limiting methods have two major
drawbacks: i) closed-loop stability cannot be analytically guar-
anteed for the nonlinear accurate model of the converter and ii)
traditional controllers with saturation units cannot maintain a
limited current during transients and can suffer from integrator
windup issues that may lead to instability [7], [21]. Hence, the
design of a single control structure that can regulate all main
types of dc/dc converters without any knowledge of the system
or load parameters and guarantee stability and a given current
limitation at all times, even during transients, is of significance.
In this paper, a new nonlinear control framework that
can be applied to all main types of dc/dc converters and
acts independently from the converter and load parameters
is proposed to guarantee an inherent current limitation. The
proposed control strategy applies a dynamic virtual resistance
in series with the converter inductor which varies based on
a nonlinear dynamical system. Using input-to-state stability
(ISS) theory [22], it is shown that the inductor current never
violates a maximum limit, independently from the desired
regulation scenario (voltage, current or power regulation).
The current-limiting property is extended to cases of faults
in the input or output of the converters. Although different
current-limiting controllers have been recently designed for
inverters and rectifiers [23], a generic concept for any type
of dc/dc converter that achieves current limitation without
suffering from integrator windup and instability has not been
yet proposed. The proposed work introduces for the first time
a framework that does not focus on a particular converter but
is applied to a family of converters and is further extended to
maximize power capacity utilization under faulty conditions,
opposed to the existing previously mentioned techniques for
rectifiers, inverters and specific types of dc/dc converters [24].
Extensive simulation and experimental results are presented to
verify the desired operation of the proposed strategy and the
current-limiting capability under both normal and abnormal
conditions compared to existing current-limiting methods.
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Figure 1. Schematic diagram and dynamic model for main types of dc/dc power converters: (a) boost, (b) buck and (c) buck-boost
II. DYNAMIC MODEL OF DC/DC POWER CONVERTERS
All main types of power converters (boost, buck and buck-
boost) consist of an inductor L with a small resistance r
in series, a capacitor C, a diode and a switching element.
Consider as E the dc input voltage, i the inductor current, v the
output voltage and iL the load current. The schematic diagrams
of the different dc/dc power converters are shown in Fig. 1. In
practice, there exists a conduction voltage drop in the diode
component, but its value is very small and is often neglected.
Depending on the inductor current waveform, dc/dc convert-
ers operate in continuous (CCM) or discontinuous (DCM)
conduction mode. CCM can be accomplished using a high
switching frequency or a larger inductor value L. Assuming
CCM operation, the nonlinear average dynamic model of each
dc/dc converter can be obtained, where the control input is
defined as the duty-ratio u ∈ [0, 1] and allows the investigation
of control design and stability analysis [11]. Hence, the boost,
buck and buck-boost converter dynamics are given from (1)-
(2), (3)-(4) and (5)-(6), respectively. Similarly, the average
model of different dc/dc converters can be obtained, e.g. the
flyback converter dynamics can be obtained from the buck-
boost converter equations (5)-(6) if one replaces v with nv in
(5) and i with ni in (6), where n is the winding ratio of the
equivalent isolation transformer.
Note that when u = 1, both the boost and the buck-boost
converters result in a very high inductor current (equal to E
r
at the steady state). Maintaining the inductor current limited
and particularly below a given value is a crucial property that
should be guaranteed at all times for the protection of the
converter, i.e. under transients and faults. To this end, in the
sequel, a controller that can achieve different regulation tasks
and inherits a current-limiting property is investigated.
III. NONLINEAR CONTROL DESIGN AND ANALYSIS
A. Control framework
Since the main task is to achieve a desired regulation
scenario (voltage, current or power regulation) together with a
current limitation for each dc/dc power converter, a new con-
trol design framework is proposed in this paper that introduces
a dynamic virtual resistance w in series with the inductor of the
converter which partially decouples the dynamics of the input
current. Hence, independently from the type of converter, the
goal is to achieve the closed-loop inductor current equation:
L
di
dt
= −(r + w)i+ E, (7)
E
+
-
L
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i
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r
Figure 2. Equivalent circuit of the closed-loop current dynamics
from which it is clear that the proposed controller introduces
a dynamic virtual resistance w in series with the inductor L
and its small parasitic resistance r, as shown in Fig. 2.
In order to follow this framework and accomplish the
desired task, the duty-ratio control input of each dc/dc power
converter is proposed to take the form described in Table I.
Similarly, for the case of the flyback converter, the control
input can be defined as u = 1 − wi
nv+E . Hence, for different
types of dc/dc converters, the control input u can be calculated
to result in the closed-loop inductor current equation (7).
Table I
PROPOSED CONTROL LAWS FOR DC/DC CONVERTERS
boost buck buck-boost
duty-ratio u 1− w
v
i 1+ v
E
−
w
E
i 1− w
v+E
i
B. Design of the virtual resistance w
If the virtual resistance is designed to stay within a given
range, then the inductor current can be limited below a desired
value. There are many ways to design the virtual resistance to
meet this goal, e.g. using saturated integrators, but may lead
to integrator windup and instability. Inspired by the recently
developed bounded integral control (BIC) method in [13],
here the BIC structure is adopted in order to guarantee the
boundedness of w. In this paper, the BIC is applied to the
virtual resistance w and not directly to the control input u,
as suggested in [13]. Hence, further analysis regarding the
converter stability and current-limiting properties is required.
As a result, the virtual resistance w is designed to change
according to the nonlinear second-order dynamics[
w˙
w˙q
]
=
[
0 −cwqg(E, i, v, iL)
cwqg(E,i,v,iL)
∆w2m
−kq
(
(w−wm)
2
∆w2m
+w2q−1
)][w−wm
wq
]
(8)
with c, kq , wm, ∆wm being positive constants with wm >
∆wm and g(E, i, v, iL) being a smooth function that describes
the desired regulation scenario, i.e. g(E, ie, ve, iLe) = 0
at the desired equilibrium point. For example, when the
31
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Figure 3. Phase portrait of the controller dynamics
control task is the output voltage regulation to a reference
value vref , then g(E, i, v, iL) = vref − v. Equivalently, this
function can take the form g(E, i, v, iL) = iref − i for
current regulation, g(E, i, v, iL) = Pref − viL for power
regulation, etc. The initial conditions w0 and wq0 are required
to satisfy (w0−wm)
2
∆w2m
+ w2q0 = 1; thus a typical choice is
w0 = wm, wq0 = 1.
To investigate the nonlinear controller dynamics of w and
wq , consider the following Lyapunov function candidate
W =
(w − wm)2
∆w2m
+ w2q . (9)
The time derivative of W becomes
W˙ = −2kq
(
(w − wm)2
∆w2m
+ w2q − 1
)
w2q . (10)
According to the initial conditions, it yields
W˙ = 0, ⇒W (t) = W (0) = 1, ∀t ≥ 0,
which means w and wq will start and remain on the ellipse
W0 =
{
w,wq ∈ R : (w − wm)
2
∆w2m
+ w2q = 1
}
(11)
as shown in Fig. 3. Since the controller states
are restricted on W0, then w ∈ [wmin, wmax] =
[wm −∆wm, wm +∆wm] , ∀t ≥ 0. By considering the
mathematical transformation w = wm + ∆wm sinφ and
wq = cosφ, then one can easily prove that w and wq will
move on the ellipse W0 with an angular velocity given by
φ˙ =
cwqg(E, i, v, iL)
∆wm
. (12)
Hence, assuming that the desired regulation scenario is accom-
plished, i.e. g(E, i, v, iL) = 0, the angular velocity becomes
zero and the controller states can converge to two constant
values we and wqe (proof is given in Subsection III-D). Since
wm > ∆wm > 0, the ellipse W0 is located on the right-half
plane and w ∈ [wmin, wmax] > 0, ∀t ≥ 0, resulting in a
positive dynamic virtual resistance.
According to (12), the angular velocity φ˙ becomes zero on
the horizontal axis, i.e. when wq = 0 and w = wmin or w =
wmax. This is desirable to avoid a possible oscillating behavior
of the controller dynamics around the ellipse W0 on the w−wq
plane. In order to further explain this, assume that during a
transient, the controller states try to reach the horizontal axis.
Then wq → 0 which means that φ˙→ 0 independently from the
function g(E, i, v, iL). Thus, the controller states slow down
until the angular velocity changes sign. As a result, w and wq
cannot travel around the ellipse W0 and, based on the initial
conditions, they will be restricted either on the upper or the
lower semi-ellipse of W0 as shown in Fig. 3.
Furthermore, at the limits of the virtual resistance, i.e. when
w → wmin and w → wmax, since wq → 0, then from (8)
there is w˙ → 0, which means that the integration slows down
independently from the function g(E, i, v, iL). This indicates
an inherent anti-windup property of the proposed controller
which smoothly slows down the integration near the limits,
opposed to the case of using a saturated integrator.
C. Current-limiting property
For system (7), consider the energy stored in the inductor
V =
1
2
Li2.
The time derivative of V is calculated as
V˙ = Li
di
dt
= −(r + w)i2 + Ei ≤ −(r + wmin)i2 + E |i| ,
taking into account that w ≥ wmin > 0, ∀t ≥ 0. Hence, for
every 0 < θ < 1 there is
V˙ ≤ −(1− θ)(r + wmin)i2 − θi2 + E |i|
≤ −(1− θ)(r + wmin)i2, ∀ |i| ≥ E
θ(r + wmin)
,
which means that system (7) is ISS, where E is the dc input
voltage [22]. Since E is constant (or bounded), according to
the ISS property:
V˙ < 0, ∀ |i| > E
r + wmin
.
As a result, if initially |i(0)| ≤ E
r+wmin
, then
|i(t)| ≤ E
r + wmin
, ∀t ≥ 0. (13)
If wmin is selected as
wmin =
E
imax
, (14)
where imax denotes the maximum allowed current of the
converter, then by substituting (14) into (13), there is
|i(t)| ≤ imax
rimax
E
+ 1
< imax, ∀t ≥ 0, (15)
which guarantees the desired current-limiting property.
Assuming a constant (or bounded) input voltage E, the
current limitation results in a power limitation of all converter
types: i) for the boost converter P = Ei ≤ Eimax and ii) for
the buck or buck-boost converter P = Eui ≤ Eimax, given a
maximum value imax. Due to the small resistance r, current
i is limited slightly below imax from (15). To overcome this
issue, wmin can be selected as wmin = Eimax − r instead of(14), however (14) is preferred since the current limitation is
still guaranteed and the controller does not require the value
of r, which might not be accurately known. Note that the ISS
and the current-limiting property are guaranteed independently
from the output voltage dynamics or the load, which is a
unique property of the proposed controller.
4D. Asymptotic stability
The current limitation has been guaranteed independently
from iL, which can represent the current of any voltage-
controlled load, i.e. iL = f(v). For the asymptotic stability,
the case with a resistive load R is considered for simplicity, i.e.
iL =
v
R
, although a similar procedure can be followed for any
voltage-controlled load (e.g. power converter-fed load [25]).
Let the closed-loop state vector x =
[
i v w wq
]T
. For
any value of the virtual resistance we ∈ (wmin, wmax) > 0,
consider the equilibrium point xe =
[
ie ve we wqe
]T
,
where for any dc/dc converter ie = Er+we > 0 from (7), ve > 0
and (we−wm)
2
∆w2m
+ w2qe = 1 with w2qe > 0. Then, the Jacobian
matrix for any converter becomes
J =
[
J1 03×1
J2 −2kqw2qe
]
.
Since kq > 0 and w2qe > 0, then J is Hurwitz if J1 is Hurwitz
where
J1 =


− r+we
L
0 − E
L(r+we)
a − 1
RC
− b d
−cw2qe ∂g∂i
∣∣∣
x=xe
−cw2qe ∂g∂v
∣∣∣
x=xe
0

 .
Note that for the boost converter a = 2weE
Cve(r+we)
, b =
weE
2
Cv2e(r+we)
2 , d =
E2
Cve(r+we)2
, for the buck converter a =
1
C
, b = d = 0 and for the buck-boost converter a =
2weE
C(ve+E)(r+we)
, b = weE
2
C(ve+E)2(r+we)2
, d = E
2
C(ve+E)(r+we)2
.
Thus, in every case a > 0 and b, d ≥ 0. The characteristic
equation of the system becomes
λ3 +
(
r + we
L
+
1
RC
+ b
)
λ2 + α1λ+ α0 = 0,
where
α1 =
r + we
L
(
1
RC
+ b
)
+ cdw
2
qe
∂g
∂v
∣∣∣∣
x=xe
− cw
2
qe
E
L(r + we)
∂g
∂i
∣∣∣∣
x=xe
α0=cw
2
qe
(
d
r+we
L
−a
E
L(r+we)
)
∂g
∂v
∣∣∣∣
x=xe
−cw
2
qe
E
L(r+we)
(
1
RC
+b
)
∂g
∂i
∣∣∣∣
x=xe
.
Using the Ruth-Hurwitz criterion, since r+we
L
+ 1
RC
+ b > 0,
then J1 will be Hurwitz and equivalently xe will be asymp-
totically stable if the following condition is satisfied:(
r + we
L
+
1
RC
+ b
)
r + we
L
(
1
RC
+ b
)
+cw2qeh > 0, (16)
where
h =
[
d
(
1
RC
+ b
)
+
aE
L(r + we)
]
∂g
∂v
∣∣∣∣
x=xe
− E
L2
∂g
∂i
∣∣∣∣
x=xe
.
Typically ∂g
∂v
∣∣∣
x=xe
≤ 0 and ∂g
∂i
∣∣∣
x=xe
≤ 0 (g = vref − v for volt-
age regulation, g = iref−i for current regulation). Hence, for a
current regulation scenario there is ∂g
∂v
∣∣∣
x=xe
= 0, ∂g
∂i
∣∣∣
x=xe
= −1
and therefore (16) always holds true independently from the
converter type. For a different regulation scenario, if h < 0,
then the controller gain c should satisfy the inequality
c <
(r + we)(1 + bRC)(rRC + weRC + L+ bRLC)
w2qe(RLC)
2 |h| .
(17)
Since we ∈ (wmin, wmax) > 0, then controller gain c
can be suitably defined such that (17) is satisfied for any
we ∈ (wmin, wmax), where w2qe = 1 − (we−wm)
2
∆w2m
. Note that
the rest of the controller parameters, i.e. wmax, kq , do not
affect the current-limiting property or the stability. However,
since wmin leads to a maximum current imax, similarly wmax
will lead to a minimum inductor current imin. Although imin
is theoretically zero, in practice a very small current flows
through the parasitic elements of the converter. Hence, wmax
can be selected as
wmax =
E
imin
, (18)
where imin can be sufficiently small (mA or µA). Having
defined the maximum and minimum values of the virtual
resistance, then the parameters wm and ∆wm that define the
ellipse W0 are given as
wm =
wmax + wmin
2
=
E(imax + imin)
2imaximin
, (19)
∆wm =
wmax − wmin
2
=
E(imax − imin)
2imaximin
. (20)
IV. OPERATION UNDER ABNORMAL CONDITIONS
A. Fault current-limiting property
Although it has been proven in the previous section that the
inductor current i is limited independently from the regulating
function g(E, i, v, iL), i.e. even if an unrealistic reference
voltage, power or current is provided to the controller, it is
important to guarantee that the current-limiting property holds
under faulty conditions: i) faults in the output (e.g. short
circuit) and ii) faults in the input (e.g. input voltage sag).
When a fault occurs in the output (load), the current-
limiting property of the dc/dc converters is still guaranteed
since the ISS property of the closed-loop current equation
(7) is independent of the load. This means that the proposed
controller will automatically reduce the output voltage to low
values in order to guarantee the current limitation. However,
the physical limitations of the dc/dc power converters should
be taken into account, particularly for the boost converter
where the output voltage is always higher than the input E. In
this case, if a short circuit occurs in the output, the current will
increase since the minimum output voltage is E independently
from any control design (current flows through the converter
diode). Assuming a resistive load in the output, the minimum
value of the load for a desired current limitation below imax
should satisfy
R ≥ E
imax
.
For load resistors below R, the boost converter cannot guar-
antee a current-limiting property. On the other hand, since
the minimum output voltage of the buck and the buck-boost
converters is zero, these two dc/dc converters can guarantee the
current-limiting property under the proposed controller even if
a short circuit occurs in the output.
In the second scenario, when the input voltage E drops by
a percentage p × 100%, where 0 ≤ p ≤ 1, the closed-loop
current dynamics (7) become
L
di
dt
= −(r + w)i+ (1− p)E. (21)
5Then according to the same ISS analysis presented in Subsec-
tion III-C, the inductor current satisfies
|i(t)| < (1− p)imax < imax, ∀t ≥ 0,
maintaining the desired current-limiting property under input
voltage dips. However, the current is limited below a lower
value than imax depending on the percentage p of the input
voltage dip. Hence, a modification in the proposed controller
structure is required to fully utilize the capacity of the con-
verter and limit the current at imax and not at (1 − p)imax.
This is described in the sequel.
B. Extending the proposed controller to fully utilize the ca-
pacity of the converter
In order to guarantee that the maximum inductor current is
imax even when the input voltage E varies, the closed-loop
current dynamics for every dc/dc converter should be
L
di
dt
= −(r + w)i+ En, (22)
where En is the constant rated input value, opposed to E found
in (7) which is the actual input voltage and may vary. Hence,
following the same ISS analysis as described in Subsection
III-C, by selecting wmin = Enimax then |i(t)| < imax, ∀t ≥ 0
independently from E as long as initially i(0) ≤ imax. In
this case, the maximum value of the inductor current will be
imax even if the input voltage E varies or drops below the
rated value. Hence, to achieve this task, the proposed controller
described in Table I is modified to take the form given in Table
II but with the same dynamics (8). Note that when E = En,
then the expressions of Table II become the same with the
original expressions in Table I.
Table II
PROPOSED CONTROL LAWS FOR DC/DC CONVERTERS TO FULLY UTILIZE
THE CONVERTER CAPACITY
boost buck buck-boost
duty-ratio u 1−w
v
i+En−E
v
v+En
E
−
w
E
i 1−
w
v+E
i+En−E
v+E
The original controller can be useful in the boost converter
case, if one compares the duty-ratio expression in Tables I
and II. It is clear that the original form (Table I) does not
require the measurement of the input voltage E simplifying
the controller implementation. This is why this controller will
be investigated in the experimental results in Section VI.
V. SIMULATION RESULTS
In order to test the proposed controller and compare it with
traditional control strategies, all three main types of dc/dc
converters connected to a resistive load of 100Ω are simulated
using the Simpower Systems toolbox of Matlab/Simulink.
Although the average converter model was initially used for
the stability analysis and the controller design, the actual
switching model is tested here to verify that the developed
theory holds true for the real converter system under a high
switching frequency. The parameters of the system and the
proposed controller are shown in Table III (same for every
converter) using the controller structures from Table II with
dynamics (8). The control task is to regulate the output voltage
Table III
SYSTEM AND CONTROLLER PARAMETERS (SIMULATION)
Parameters Values Parameters Values
L, r 2 mH, 0.5 Ω switching freq. 100 kHz
C 50 µF kq 100
E 48 V imax 2 A
c 1.5× 105 imin 1 mA
PI
imax
0
PI
0
uvref
v i
--
iref
umax
Figure 4. Traditional cascaded PI control with current limitation [7]
to a given value vref , i.e. g(v) = vref − v. The proposed
controller is compared to a traditional cascaded PI controller
with saturation units shown in Fig. 4 to achieve current
limitation. The saturation of the inner loop has an upper limit
at umax, often less than 1 (physical limit of u), to avoid
very high currents. The PI gains are chosen as kpv = 0.01,
kiv = 10 for the voltage loop and kpi = 1, kii = 10 for the
current loop. Since the average value of the inductor current
is needed for the control implementation, a low-pass filter is
applied at the measurement of the inductor current to remove
the switching ripples. This filter also helps in the case of very
low currents where the converter may operate in DCM to
maintain a continuous-time function for u. It is noted that
for a higher switching frequency than the one used in the
simulations, the ripples of the current reduce and the actual
current will be the same as the filtered one leading to a current-
limiting capability for the actual current. In such a case, a low-
pass filter will not be needed. In all three power converter
cases, the simulation time was limited to 0.4 s due to the
limited memory of the computer and the small time step used
to obtain accurate results (0.01 us). Although the simulation
was executed without sharing too much of the steady-state
response, the main purpose was to clearly demonstrate both
controller responses under different scenarios, i.e. i) changes
of the reference voltage, ii) changes of the input voltage and
iii) changes of the load.
Boost converter: The output reference voltage vref is set
initially to 60V, at t = 0.05 s it changes to 80V and at
t = 0.1 s it increases to 120V, which will require a large
inductor current in order to test the current-limiting property
of the controllers. As it is shown in the left column of
Fig. 5(a), during the first 0.1 s, both controllers regulate the
output voltage at the desired level after a short transient.
However, when the reference voltage vref increases to 120V,
the output voltage is regulated near 96V because i tries to
violate the maximum value imax. Both the proposed controller
and the traditional controller guarantee the current-limiting
property as clearly shown in the left column of Fig. 5(b).
At t = 0.15 s, the reference vref changes back to 80V and
the output voltage smoothly returns to the desired value with
the proposed controller. On the other hand, the traditional
PI fails to reduce the voltage quickly due to windup issues
in the outer voltage control loop caused by the saturation.
In order to test the controller under abnormal conditions, at
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Figure 5. Simulation results with the proposed current-limiting (CL) controller and the traditional cascaded PI controller with saturation
t = 0.2 s the input voltage E drops to 24V and returns to
the original value after 0.03 s (left column of Fig. 5(a)), while
at t = 0.3 s the load resistor R changes from 100Ω to 50Ω
for a duration of 0.03 s. In both cases, the inductor current
increases but is always limited below imax, as expected by the
proposed controller (left column of Fig. 5(b)). However, the
traditional current-limiting method cannot maintain i below
imax during transients, especially after the load change, which
is a significant disadvantage compared to the proposed method.
Buck converter: Similarly, for the buck converter case (mid-
dle column of Fig. 5), initially both the proposed controller
and the traditional cascaded PI controller regulate the output
voltage at the desired levels. At t = 0.2 s, the input voltage
drops to 24V and returns to its original value after 0.03 s.
Since the output voltage cannot be regulated at 30V due to
the inherent limitation of the converter, the voltage is regulated
at the higher possible value (24V). When the input voltage
returns to its original value, both controllers smoothly regulate
the output voltage at vref but the instantaneous value of the
current results in a peak that exceeds imax. Nevertheless, the
average inductor current is always below imax due to the
limited power of the converter, as shown in the middle column
of Fig. 5(b). However, when a short circuit occurs in the output
at t = 0.3 s, the proposed controller guarantees the current-
limiting property opposed to the traditional cascaded PI.
Buck-boost converter: Finally, a buck-boost converter is
investigated (right column of Fig. 5) and as in the previous
cases, when the inductor current is below imax, the output
voltage reaches the desired level. When the reference voltage
changes to 80V, the output voltage is regulated to a lower
value since the current increases and reaches the limit (right
column of Fig. 5(b)). At the time instant t = 0.2 s, the input
voltage E drops to 24V for a duration of 0.05 s, as shown
in the right column of Fig. 5(a), and at t = 0.3 s, a short
circuit occurs at the output for 0.01 s in order to test the
controller performance under abnormal conditions. In both the
cases of the input voltage drop and the short circuit, with the
proposed control framework, i never violates imax as shown
in the right column of Fig. 5(b). On the other hand, with
the traditional current-limiting technique, the inductor current
violates several times the limit. The current limitation is not
guaranteed during the transients. Hence, it is verified that
the proposed controller can protect all three types of dc/dc
converters from high currents at all times, i.e. during transients,
unrealistic power demands, faults. In the cases of the buck and
the buck-boost converters, it can additionally protect the device
from short circuits in the output. This shows the significance of
having a rigorous stability proof and current limitation based
on the nonlinear ISS theory. As a result, when a higher output
voltage is required, the buck-boost converter should be used
instead of the boost since the current limitation is maintained
independently from the load. Note that although both the PI
and the proposed controller can suffer from saturation in the
control input u, due to the physical limit of the converter,
the PI suffers from saturation and windup additionally in the
outer loop, thus failing to guarantee the current limitation and
setting the proposed scheme superior in handling the required
bounds for the system state i.
VI. EXPERIMENTAL RESULTS
To further evaluate the effectiveness of the proposed control
framework, the boost converter is experimentally tested. The
input voltage E of the converter is set at 48V and the load
resistor is R = 100Ω. The proposed controller is chosen from
the boost converter scenario in Table I with dynamics (8),
where the measurement of the input voltage is not needed
to minimize the total number of sensors used. This is the
main difference between the boost converter tested in the
experiments compared to the one in the simulation results.
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Figure 6. Experimental results of the boost converter with the proposed
controller under reference output voltage changes
In addition, different converter parameters were used due to
practical limitations of the available experimental setup. Al-
though the converter parameters are not optimized, the purpose
of this section is to experimentally demonstrate the current-
limiting controller that has been introduced for the first time in
this paper. For the optimization of the converter the reader is
referred to [26]. The implementation of the proposed controller
is conducted in the discrete time domain by discretizing the
integral functions (8) using the TMS320F28335 DSP with
a sampling frequency of 16 kHz and a switching frequency
of 50 kHz. As underlined in [11], the higher the sampling
frequency the more accurate the average model becomes
with respect to the actual switching system. Hence, for the
given sampling frequency, the delay in the discrete control
implementation is small and can be ignored. Therefore, the
stability analysis and the current-limiting property are valid as
shown in the experimental results that follow. The different
system parameters compared to Table III are L = 2.2mH,
C = 300µF, imax = 1.5A and ts = 0.05 s.
A. Change of the output voltage reference
Fig. 6 shows the time response when the reference signal
vref changes. The controller is enabled at t = 0.4 s with
vref = 60V, at t = 1.6 s the reference value increases to
80V and at t = 2.8 s it changes to 120V. As it is shown
in Fig. 6(a), the proposed controller quickly regulates v to
vref for the first 2.8 s, but when vref increases to 120V, the
output voltage is regulated near 83V. The reason is that the
inductor current increases and tries to violate the maximum
value imax = 1.5A. Fig. 6(a) shows also the current response
which increases and is limited slightly below imax, due to
the small r which have been ignored in the controller design.
To understand how the controller states behave, their time
response is also shown in Fig. 6 where finally w → wmin
and wq → 0 as explained in the theory.
B. Change of the load
While the proposed controller has regulated the output
voltage at vref = 60V, the load in the output changes from
100Ω to 70Ω. As it is shown in Fig. 7, the output voltage
returns to its desired value after a very short transient. The
inductor current increases but still remains below imax.
A larger load change, i.e. from 100Ω to 40Ω, is also tested
when the output voltage reference is again vref = 60V in Fig.
8. As it is observed in Fig. 8(a), the output voltage drops after
the load change. This is because the current increases and due
to the current-limiting property of the converter cannot exceed
imax. Since i→ imax, then the maximum output voltage can
be calculated from the power equivalence between the input
and the output as v =
√
EimaxR = 53V; thus the proposed
controller leads the output voltage to this value (Fig. 8(a)).
It is highlighted that according to the analysis presented in
Subsection IV-A, for the given input voltage E, the minimum
load resistance for a boost converter to achieve current-
limitation with any control technique is obtained from the
power equivalence and the minimum output voltage v = E
as Rmin =
E
imax
= 32Ω. This limitation does not apply
to the buck or the buck-boost converter as illustrated in the
simulation results, since in these cases the current limitation
is guaranteed even under a short circuit in the output.
C. Change of the input voltage
In order to investigate the cases of input voltage sags,
two different scenarios are tested where E drops from 48V
to 40V (Fig. 9) and from 48V to 24V (Fig. 10), while v
is regulated at vref = 60V. In the first case, the inductor
current increases but does not violate the limit and as a result
the output voltage is regulated at the desired value. In the
second case, where a 50% input voltage drop occurs, the
output voltage drops to maintain the current limiting property.
Since the original controller (Table I) is used and a 50%
input voltage drop occurs, i.e. p = 0.5, then according to
the analysis presented in Subsection IV-A, the current will be
limited below 0.5imax = 0.75A. Indeed, as shown in Fig. 10,
the limit of the current drops as soon as the input voltage drops
and is limited below 0.75A according to the theory. Although
the full capacity of the converter is not utilized due to the
original controller used (Table I), this controller is preferred
since no input voltage sensor is required and i < imax is still
guaranteed at all times.
VII. CONCLUSIONS
A new control framework for dc/dc power converters was
developed in this paper to achieve different regulation scenar-
ios with a current-limiting property. The current limitation was
achieved without requiring any knowledge of the converter
parameters or the load and was extended to the cases of
faults in the input and the output of the converter, leading
to an inherent protection property of every dc/dc converter via
the control design. This was accomplished without additional
protection circuits, saturation units or switching actions in
contrast to traditional approaches.
Future research will focus on the optimization of the
converter parameters, on the analysis the proposed current-
limiting framework under both CCM and DCM operation
including the time delay issue in the implementation and on the
design of the controller gain to further improve the transient
performance and address the duty-ratio saturation issue.
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